Skip to main content
EnCharge AI

Lead DFT Engineer

RemoteCanada, United States only
Published
Experience
Lead
Employment
Full-time
$200k–$250k/yr
Check eligibility

Open to CA, US only. Set where you work from to check your eligibility.

No BS summary

Lead DFT engineer (12+ yrs, 2+ in leadership) owning the test strategy for edge-to-cloud AI chips — Hierarchical DFT, scan/ATPG, MBIST and post-silicon ATE bring-up. Must master TestMAX/Tessent/Modus, FinFET nodes (7nm and below) and low-power DFT. Remote, US or Canada.

Core skills

ATPGDFTMBIST

Required skills

MBIST (Memory Built-In Self-Test)Hierarchical DFTScan compressionBoundary Scan (IEEE 1149.1/6)IJTAG (IEEE 1687)In-System Test (IST)Power-on self-test (POST)Synopsys TestMAX| Mentor TessentCadence Modus

What you'll do

  • Define and implement the end-to-end DFT architecture for complex SoCs, including Hierarchical DFT, Scan compression, Boundary Scan and MBIST
  • Develop strategies for In-System Test (IST) and power-on self-test (POST) to ensure chip health in remote edge data centers
  • Oversee scan insertion, ATPG (Stuck-at, Transition, Path Delay), and Memory/Logic BIST
  • Collaborate with Design, Implementation, and Yield teams to ensure high test coverage while minimizing area overhead and power impact, and drive timing analysis
  • Lead the bring-up and debug phase on ATE (Automated Chip Equipment) to root-cause silicon failures and optimize test time

What they require

  • 12+ years in DFT, with at least 2 years in a leadership or principal role
  • Bachelor's degree in a related field
  • Proven track record with FinFET nodes (7nm, 5nm, or below)
  • Experience managing DFT in NV-based and power-gated designs

EnCharge AI is an AI hardware startup, founded by an experienced team of AI researchers and silicon engineers, developing an in-memory-computing architecture for energy-efficient AI inference.

SemiconductorsStartup
$200k–$250k/yr