Lead ASIC DFT Engineer
- Role
- Backend
- Experience
- Lead
- Employment
- Contract
Open to US only. Set where you work from to check your eligibility.
No BS summary
Lead ASIC DFT Engineer with deep hands-on ASIC/SoC DFT experience. Must own DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, EDA tools, and post-silicon debug. United States role.
Core skills
Required skills
Optional skills
We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon validation, along with the ability to lead cross-functional debug efforts and drive resolution of critical silicon issues. The ideal candidate will have strong hands-on expertise in DFT fundamentals, fault models, test coverage, diagnosis, and debug, as well as the ability to evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield Requirements Required Skills & Qualifications Strong hands-on experience in ASIC DFT with end-to-end ownership. Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts. Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug. Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools. Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis. Experience with MBIST implementation and verification; SMS experience preferred. Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred. Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation. Proven post-silicon debug and silicon bring-up experience. Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges. Strong communication skills and the ability to work independently with minimal ramp-up.
What you'll do
- Architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs
- Lead cross-functional debug efforts
- Drive resolution of critical silicon issues
- Evaluate and adopt emerging DFT methodologies and architecture schemes to improve robustness, quality, and yield
What they require
- Strong hands-on experience in ASIC DFT with end-to-end ownership.
- Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts.
- Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug.
- Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools.
- Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis.
- Experience with MBIST implementation and verification; SMS experience preferred.
- Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred.
- Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation.
- Proven post-silicon debug and silicon bring-up experience.
- Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges.
- Strong communication skills and the ability to work independently with minimal ramp-up.