Skip to main content
Normal Computing

Design Verification Engineer

RemoteNot specified
Published
Role
QA
Experience
Senior
Employment
Full-time
Company size
Startup
Salary not disclosed
Check eligibility

The listing doesn't say where it hires from. Check the description or the employer's site before applying.

No BS summary

Normal Computing is seeking a Design Verification Engineer to verify physics-inspired ASICs, set quality standards for AI training data, and support customer deployments. The role involves owning ASIC verification, refining AI products, setting data quality bars, supporting customer engagements, and evaluating EDA tools. Requires 5+ years of digital verification experience, proficiency in SystemVerilog, UVM, EDA tools, and scripting languages like Python or Perl.

Core skills

SystemVerilogUVM

Required skills

PythonPerl

Optional skills

LLMsagentic tools

Required languages

English

What you'll do

  • Own design verification for Normal's internal silicon: testbench environments, assertions, and coverage from design documents through functional coverage and closure, supporting the program to tapeout.
  • Review AI-generated verification collateral to shape product strategy and tool usability in collaboration with the ML and product teams.
  • Set the quality standard for verification training data: define rubrics, curate golden examples, and partner with our Data team, who own the pipelines, so our models learn from verification artifacts a real DV engineer would sign off on.
  • When needed, support customer engagements alongside our forward-deployed team: validating AI-generated collateral against real customer specifications and lending DV credibility to deployments.
  • Set up and evaluate EDA tools, ensuring usability and effective deployment on shared computing resources internally and in customer environments.

What they require

  • 5+ years of experience in digital verification at a major semiconductor or EDA tool company
  • Advanced proficiency in SystemVerilog, UVM methodology, and EDA verification tools (vManager, Xcelium, Jasper), with strong Python or Perl scripting
  • Proven expertise in end-to-end design verification, including test plan creation, stimulus generation, and feature extraction
  • Willingness to occasionally support customer-facing deployment work, including some travel
  • Excellent written and spoken communication skills: you can hold the room with a customer's verification lead as credibly as you hold a debug session

probabilistic AI applications company based in NYC

🇺🇸 United StatesSemiconductorStartupnormalcomputing.ai/
Salary not disclosed